AMENDMENTS TO THE CLAIMS

This listing of claims will replace all prior versions and listings of the claims in this application:

Claim 1. (Currently Amended) A signal-processing circuit, comprising:

a phase-locked loop circuit for receiving playback data resulting from analog-to-digital conversion of a playback signal from an equalization circuit,

wherein said $\frac{\text{first}}{\text{filter}}$ equalization circuit is composed of a transversal filter.

wherein said equalization circuit comprises a first equalization circuit and a second equalization circuit provided on a downstream side from said phase-locked loop circuit,

a sampling frequency of said first equalization circuit is made approximately equal to a channel clock frequency;

a subsequent transfer characteristic of said first equalization circuit is made equal to a product of a present transfer characteristic of said first equalization circuit and a present transfer characteristic of said second equalization circuit; and

a subsequent transfer characteristic of said second equalization circuit is flattened, and

wherein said transversal filter is used for each of said first equalization circuit and said second equalization circuit to obtain said subsequent transfer characteristic of said first

equalization circuit by setting a subsequent tap coefficient of said first equalization circuit to a result of a convolutional integration of a present tap coefficient of said first equalization circuit and a present tap coefficient of said second equalization circuit.

Claim 2. (Previously Presented) The signal-processing circuit according to claim 1, wherein said equalization circuit includes means for performing adaptive equalization.

Claims 3 and 4. (Canceled)

Claim 5. (Currently Amended) The A signal-processing circuit according to claim 2, further comprising:

a phase-locked loop circuit for receiving playback data resulting from analog-to-digital conversion of a playback signal from an equalization circuit,

wherein said equalization circuit is composed of a transversal filter, and

wherein said equalization circuit includes means for performing adaptive equalization; and

an adaptive equalization circuit provided on a downstream side from said phase-locked loop circuit,

wherein said equalization circuit is subjected to adaptive equalization by applying tap-coefficient-updating information output by said adaptive equalization circuit to a tap coefficient of said first equalization circuit in accordance with:

subsequent k-th tap coefficient = present k-th tap
coefficient + k-th tap-coefficient-updating information.

Claim 6. (Currently Amended) The \underline{A} signal-processing circuit according to claim 1, comprising:

a phase-locked loop circuit for receiving playback data resulting from analog-to-digital conversion of a playback signal from an equalization circuit,

wherein said equalization circuit is composed of a transversal filter, and

wherein said equalization circuit comprises a first equalization circuit and further comprising a second equalization circuit provided on a downstream side from said phase-locked loop circuit, wherein

a sampling frequency of said first equalization circuit is set at a value higher than a channel clock frequency;

a subsequent transfer characteristic of said first equalization circuit is divided into a portion in a first frequency band being within a frequency band of said second equalization circuit and a portion in a second frequency band being outside of said frequency band of said second equalization circuit;

said portion of said subsequent transfer characteristic of said first equalization circuit in said first frequency band is taken as a product of a portion of said present time transfer characteristic of said first equalization circuit in said first frequency band and said present transfer characteristic of said

second equalization circuit, and said portion of said subsequent transfer characteristic of said first equalization circuit in said second frequency band is set to zero; and

said subsequent transfer characteristic of said second equalization circuit is flattened.

Claim 7. (Previously Presented) The signal-processing circuit according to claim 6, wherein said transversal filter is used for each of said first and said second equalization circuits to determine a subsequent tap coefficient of said first equalization circuit by:

obtaining a tap coefficient A of said first equalization circuit by subjecting a present tap coefficient of said first equalization circuit to fc/S1 thinning, where S1 denotes a sampling frequency of said first equalization circuit and fc denotes a channel clock frequency;

obtaining a convolution-integration result C in accordance with C = A * B, where * denotes a convolution-integration operator and B denotes a present tap coefficient of said second equalization circuit;

obtaining a tap coefficient D by subjecting said convolution-integration result C to S1/fc-times interpolation; and

taking said tap coefficient D as said subsequent tap coefficient of said first equalization circuit.

Claim 8. (Previously Presented) The signal-processing

circuit according to claim 6, wherein said transversal filter is used for each of said first and second equalization circuits to determine a subsequent tap coefficient of said first equalization circuit by:

obtaining a tap coefficient B of said second equalization circuit by subjecting a present tap coefficient of said second equalization circuit to fc/S1 thinning, where S1 denotes a sampling frequency of said first equalization circuit and fc denotes a channel clock frequency;

obtaining a convolution-integration result C in accordance with C = A * B, where * denotes a convolution-integration operator and A denotes a present tap coefficient of said first equalization circuit; and

taking said convolution-integration result C as said subsequent tap coefficient of said first equalization circuit.

Claim 9. (Currently Amended) The A signal-processing circuit according to claim 2, further comprising:

a phase-locked loop circuit for receiving playback data resulting from analog-to-digital conversion of a playback signal from an equalization circuit,

wherein said equalization circuit is composed of a transversal filter, and

wherein said equalization circuit includes means for performing adaptive equalization,

an adaptive equalization circuit provided on a downstream side from said phase-locked loop circuit,

wherein said equalization circuit is subjected to said adaptive equalization by:

making a sampling frequency S1 of said equalization circuit higher than a channel clock frequency fc;

obtaining a tap coefficient A by subjecting a present tap coefficient of said first equalization circuit to fc/S1 thinning;

calculating a subsequent value of said tap coefficient A in accordance with:

subsequent k-th value of tap coefficient A = present k-th value of tap coefficient A + k-th tap-coefficient- updating information;

obtaining a tap coefficient B by subjecting said subsequent value of said tap coefficient A to S1/fc-times interpolation; and

setting said tap coefficient B to a subsequent tap coefficient of said first equalization circuit.

Claim 10. (Previously Presented) A signal-processing circuit, comprising:

an analog-to-digital converter for sampling a playback signal to convert said playback signal into a digital signal and for outputting said digital signal; and

a digital phase-locked loop circuit for receiving said digital signal from said analog-to-digital converter,

wherein said digital signal output by said analog-to-digital converter is supplied to said digital phase-locked loop circuit to fetch a detection-point voltage.

Claim 11. (Previously Presented) The signal-processing circuit according to claim 10, further comprising an equalization circuit provided between said analog-to-digital converter and said phase-locked loop circuit,

wherein said equalization circuit includes a digital transversal filter.

Claim 12. (Previously Presented) The signal-processing circuit according to claim 11, further comprising an interpolation circuit provided between said equalization circuit and said digital phase-locked loop circuit,

wherein said interpolation circuit is adapted to interpolate separate pieces of sampling data with a period approximately equal to a channel-clock period.

Claim 13. (Previously Presented) The signal-processing circuit according to claim 12, wherein a sampling frequency of said analog-to- digital converter is approximately equal to a channel-clock frequency.

Claim 14. (Previously Presented) The signal-processing circuit according to claim 12, wherein said interpolation circuit includes a transversal filter for said interpolation and an R-times interpolation circuit; and

data is thinned at intervals of R taps of said transversal filter for said interpolation.

Claim 15. (Previously Presented) The signal-processing circuit according to claim 14, wherein said R-times interpolation circuit is composed of R pieces of a plurality of transversal filters disposed in parallel.

Claim 16. (Previously Presented) The signal-processing circuit according to claim 12, wherein said interpolation circuit includes a low-magnification interpolation circuit that includes a transversal filter and a Q-times linear interpolation circuit provided on a downstream side from said low-magnification interpolation circuit.

Claim 17. (Previously Presented) The signal-processing circuit according to claim 16, wherein said Q-times linear interpolation circuit is composed of Q pieces of a plurality of interpolation circuits disposed in parallel.

Claim 18. (Previously Presented) The signal-processing circuit according to claim 12, wherein said phase-locked loop circuit includes:

a data selector for receiving R X Q parallel trains of S X R X Q-times interpolation data from said interpolation circuit and selecting one of 0 and 1 piece of said data closest to a detection point from said parallel trains of data for S > 1;

a detection point computing circuit for controlling said data selector; and

a circuit for reporting one of 0 said detection points and 1 said detection point.

Claim 19. (Previously Presented) The signal-processing circuit according to claim 12, wherein said phase-locked loop circuit includes:

a data selector for receiving R X Q parallel trains of S X R X Q-times interpolation data from said interpolation circuit and selecting one of 0, 1, and 2 pieces of said data closest to detection points from said parallel data for $S \le 1$;

a detection point computing circuit for controlling said data selector; and

a circuit for reporting one of 0, 1, and 2 said detection points.

Claim 20. (Previously Presented) The signal-processing circuit according to claim 12, wherein said phase-locked loop circuit includes:

a plurality of data selectors for receiving P X R X Q parallel trains of S X R X Q-times interpolation data from said interpolation circuit and for selecting a number of said data closest to a plurality of maximum detection points from said parallel data, a quantity of data selectors in said plurality of data selectors being equal to Dmax;

a plurality of detection point computing circuits for controlling one of said plurality of data selectors; and

a circuit for reporting a plurality of detection points.

Claim 21. (Previously Presented) The signal-processing circuit according to claim 11, wherein said phase-locked loop circuit includes:

thinning period correcting means for absorbing frequency deviations while being updated in accordance with:

 $d = d \pm \Delta d$,

wherein d denotes a thinning period and Δd denotes a thinning period correction quantity; and

a value of said thinning period correction quantity Δd given to said thinning period correcting means is changed in accordance with a response speed.

Claim 22. (Previously Presented) The signal-processing circuit according to claim 11, wherein a buffer memory in which data output by said phase-locked loop circuit is stored and from which data is read with a clock signal is provided on a downstream side from said phase-locked loop circuit.

Claim 23. (Previously Presented) The signal-processing circuit according to claim 22, wherein said buffer memory has two memory banks; and

for S \leq 1 odd-numbered detection point data and even-numbered detection point data output by said phase-locked loop circuit are stored alternately into said two memory banks of said buffer memory.

Claim 24. (Previously Presented) The signal-processing circuit according to claim 22, wherein said buffer memory has a plurality of memory banks, a quantity of memory banks in said plurality of memory banks being equal to Dmax, wherein Dmax is a maximum number of detection points simultaneously output by said phase locked loop circuit for receiving P X R X Q parallel trains of S X R X Q-times interpolation data Dmax is expressed by: Dmax = Int (P/S) + 1; and

when a number of detection points reported by said phase locked loop circuit is D and D is one of less than and equal to Dmax detection point data output by said phase-locked loop circuit are stored in said buffer memory having said D banks.

Claim 25. (Previously Presented) The signal-processing circuit according to claim 22, wherein a frequency of said clock signal for reading data from said buffer memory is higher than a frequency of a channel clock signal.

Claim 26. (Previously Presented) The signal-processing circuit according to claim 25, wherein said buffer memory includes:

an empty-buffer detection circuit for outputting an empty-data signal to indicate that said buffer memory is empty,

wherein an operation of circuits provided at a back of said empty-buffer detection circuit is stopped based on said empty-data signal.

Claim 27. (Previously Presented) The signal-processing circuit according to claim 22, further comprising a voltage-controlled oscillator for generating said clock signal for reading said data from said buffer memory.

Claim 28. (Previously Presented) The signal-processing circuit according to claim 27, wherein an oscillation frequency of said voltage-controlled oscillator is controlled to prevent an empty-data state and a data overflow in said buffer memory.

Claim 29. (Previously Presented) The signal-processing circuit according to claim 28, wherein said voltage-controlled oscillator is subjected to feedback control such that a read address to read said data from said buffer memory and a write address to write said data into said buffer memory satisfy:

(write address - read address) = a maximum difference.

Claim 30. (Previously Presented) A recording and playback apparatus having a recording system and a playback system each employing a signal-processing circuit, each of said signal-processing circuits comprising:

- a first equalization circuit;
- a phase-locked loop circuit for receiving playback data obtained as a result of analog-to-digital conversion of a playback signal by said first equalization circuit; and
 - a second equalization circuit provided on a downstream

side from said phase-locked loop circuit,

wherein each of said first and said second equalization circuits is composed of a transversal filter;

a sampling frequency of said first equalization circuit is set at a value approximately equal to a channel clock frequency;

a subsequent transfer characteristic of said first equalization circuit is made equal to a product of a present transfer characteristic of said first equalization circuit and a present transfer characteristic of said second equalization circuit; and

a subsequent transfer characteristic of said second equalization circuit is flattened.

Claim 31. (Previously Presented) A recording and playback apparatus including a recording system and a playback system each employing a signal-processing circuit, each of said signal-processing circuits comprising:

an analog-to-digital converter for sampling a playback signal to convert said playback signal into a digital signal;

a digital phase-locked loop circuit for receiving said digital signal from said analog-to-digital converter;

an equalization circuit composed of a digital transversal filter, said equalization circuit being provided between said analog-to-digital converter and said phase-locked loop circuit; and

an interpolation circuit for interpolating separate pieces of sampling data with a period approximately equal to a channel

clock period, said interpolation circuit being provided between said equalization circuit and said digital phase-locked loop circuit,

wherein said interpolation circuit includes a Q-times linear interpolation circuit and an R-times interpolation circuit composed of a plurality of transversal filters, said plurality containing a number of transversal filters equal to R;

a sampling frequency of said analog-to-digital converter is set at a value approximately equal to a channel clock frequency; and

said digital signal output of said analog-to-digital converter is supplied to said digital phase-locked loop circuit to fetch a detection point voltage.